Minimum qualifications:

• Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.

• 8 years of experience with digital design in ASIC.

• 4 years of experience in people management.

• Experience with RTL design using Verilog/System Verilog and microarchitecture.

• Experience with ARM-based SoCs, interconnects, and ASIC methodology.

Preferred qualifications:

• Master’s degree in Electrical Engineering or Computer Engineering.

• Experience with methodologies for low power estimation, timing closure, and synthesis.

• Experience leading IP/SoC design team for low power SoCs.

• Ability to drive a multi-generational roadmap for IP/SoC development.

Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

Pulling on your technical and leadership expertise, you lead end-to-end research projects in multiple areas of expertise across data center facilities and manage a team of direct reports working on equipment installation, troubleshooting and debugging.Google's mission is to organize the world's information and make it universally accessible and useful. Our Devices & Services team combines the best of Google AI, Software, and Hardware to create radically helpful experiences for users. We research, design, and develop new technologies and hardware to make our user's interaction with computing faster, seamless, and more powerful. Whether finding new ways to capture and sense the world around us, advancing form factors, or improving interaction methods, the Devices & Services team is making people's lives better through technology.

• Lead a team that delivers fabric interconnect IP, platforms, and subsystems.

• Drive multi-generation roadmap for design optimization.

• Define micro-architecture details (e.g., interface protocol, block diagram, data flow, pipelines, etc.).

• Oversee RTL development, debug functional, and performance simulations.

• Participate in synthesis, timing/power estimation, and Field-Programmable Gate Array/silicon bring-up.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also https://careers.google.com/eeo/ and https://careers.google.com/jobs/dist/legal/OFCCPEEOPost.pdf If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form: https://goo.gl/forms/aBt6Pu71i1kzpLHe2.